Product Overview

The HCPL-M700/HCPL-M701 are small outline, 5-lead, low input current, high gain optocouplers designed for surface mounting. These single-channel devices offer a high current transfer ratio (CTR) and are electrically equivalent to specific Avago optocouplers. Their miniature footprint is approximately one-fourth the area of standard dual-in-line packages and is compatible with standard surface mount processes. Featuring a Light Emitting Diode and an integrated high gain photo-detector, they provide efficient current transfer. Separate pins for the photodiode and output stage ensure TTL compatible saturation voltages and high-speed operation. The HCPL-M701 is optimized for CMOS, LSTTL, or other low power applications with a guaranteed 400% minimum CTR over a 0-70C range at 0.5 mA LED current. The HCPL-M700 is primarily for TTL applications with a 300% minimum CTR at 1.6 mA LED current. These optocouplers are ideal for ground isolation of various logic families, line receivers, telephone ring detection, AC line voltage status indication, and low power systems.

Product Attributes

• Brand: Avago Technologies
• Package Outline: SO-5 (JEDEC registered MO-155)
• Certifications: Recognized under the component program of U.L. (file No. E55361) for dielectric withstand proof test voltage of 3750 Vac, 1 minute; Approved under CSA Component Acceptance Notice #5, File CA 88324.
• Lead Free Option: Available (-000E)
• Material Group: IIIa (per DIN VDE 0109)
• Isolation Group: IIIa (per DIN VDE 0109)

Technical Specifications

*All typicals at TA = 25C, VCC = 5 V.

Notes:

1. dc CURRENT TRANSFER RATIO in percent is defined as the ratio of output collector current, IO, to the forward LED input current, IF, times 100.
2. Device considered a two terminal device: pins 1 and 3 shorted together, and pins 4, 5 and 6 shorted together.
3. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage 4500 VRMS for 1 second (leakage detection current limit, II-O 5 A).
4. Common transient immunity in a Logic High level is the maximum tolerable (positive) dVCM/dt on the rising edge of the common mode pulse, VCM, to assure that the output will remain in a Logic High state (i.e., VO > 2.0 V). Common mode transient immunity in a Logic Low level is the maximum tolerable (negative) dVCM/dt on the falling edge of the common mode pulse signal, VCM, to assure that the output will remain in a Logic Low state (i.e., VO < 0.8 V).
5. In applications where dV/dt may exceed 50,000 V/s (such as static discharge) a series resistor, RCC, should be included to protect the detector IC from destructively high surge currents. The recommended value is RCC = 220 .
6. Use of a 0.1 F bypass capacitor connected between pins 4 and 6 is recommended.

Ordering Information:

Example 1: HCPL-M700-500E to order product of Mini-flat Surface Mount 5-pin package in Tape and Reel packaging with RoHS compliant.

Example 2: HCPL-M700 to order product of Mini-flat Surface Mount 5-pin package in tube packaging and non RoHS compliant.